mit verilog

Download MIT Verilog

If you can't read please download the document

Upload: nishant-jain

Post on 28-Dec-2015

14 views

Category:

Documents


0 download

DESCRIPTION

Lectures from MIT, USA

TRANSCRIPT

/////////////////////////////////////////////////////////////////////////////////// Switch Debounce Module/////////////////////////////////////////////////////////////////////////////////module debounce (reset, clock, noisy, clean); input reset, clock, noisy; output clean; reg [18:0] count; reg new, clean; always @(posedge clock) if (reset) begin count